The Test Access Port and Boundary Scan Architecture /
Guardat en:
| Autor principal: | |
|---|---|
| Altres autors: | |
| Format: | Llibre |
| Idioma: | anglès |
| Publicat: |
Washington, EUA :
IEEE Computer Society,
1990, c1990
|
| Matèries: | |
| Etiquetes: |
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Ítems similars: The Test Access Port and Boundary Scan Architecture /
- SAT-Based Scalable Formal Verification Solutions /
- IEEE Standard Test Access Port and Boundary : Scan Architecture /
- Integrated Circuit Test Engineering : Modern Techniques /
- Digital and Analogue Instrumentation : Testing and Measurement /
- Professional Verification : A Guide to Advanced Functional Verification /
- On-Chip ESD Protection for Integrated Circuits : An IC Design Perspective /