The Test Access Port and Boundary Scan Architecture /
Guardado en:
| Autor principal: | |
|---|---|
| Otros autores: | |
| Formato: | Libro |
| Idioma: | Inglés |
| Publicado: |
Washington, EUA :
IEEE Computer Society,
1990, c1990
|
| Temas: | |
| Etiquetas: |
Sin etiquetas, Sé el primero en etiquetar este registro!
|
Ejemplares similares: The Test Access Port and Boundary Scan Architecture /
- SAT-Based Scalable Formal Verification Solutions /
- IEEE Standard Test Access Port and Boundary : Scan Architecture /
- Integrated Circuit Test Engineering : Modern Techniques /
- Digital and Analogue Instrumentation : Testing and Measurement /
- Professional Verification : A Guide to Advanced Functional Verification /
- On-Chip ESD Protection for Integrated Circuits : An IC Design Perspective /