The Test Access Port and Boundary Scan Architecture /
Salvato in:
| Autore principale: | |
|---|---|
| Altri autori: | |
| Natura: | Libro |
| Lingua: | inglese |
| Pubblicazione: |
Washington, EUA :
IEEE Computer Society,
1990, c1990
|
| Soggetti: | |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
Documenti analoghi: The Test Access Port and Boundary Scan Architecture /
- SAT-Based Scalable Formal Verification Solutions /
- IEEE Standard Test Access Port and Boundary : Scan Architecture /
- Integrated Circuit Test Engineering : Modern Techniques /
- Digital and Analogue Instrumentation : Testing and Measurement /
- Professional Verification : A Guide to Advanced Functional Verification /
- On-Chip ESD Protection for Integrated Circuits : An IC Design Perspective /