Graphical Framework for Automatic Generation of Custom UVM Testbenches in SystemVerilog Applied for the Validation of a SerDes DUT /

類似資料

• Writing Testbenches Using SystemVerilog /
  著者:: Bergeron, Janick
  出版事項: (2006, c2006)
• Logic Design and Verification Using SystemVerilog /
  著者:: Thomas, Donald E.
  出版事項: (2014, c2014)
• SystemVerilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications /
  著者:: Mehta, Ashok B.
  出版事項: (2020, c2020)
• SystemVerilog for Hardware Description : RTL Design and Verification /
  著者:: Taraate, Vaibbhav
  出版事項: (2020, c2020)
• Verilog for Example : A Concise Introduction for FPGA Design /
  著者:: Readler, Blaine C.
  出版事項: (2011, c2011)