Graphical Framework for Automatic Generation of Custom UVM Testbenches in SystemVerilog Applied for the Validation of a SerDes DUT - Limones Mora, César Fernando (edición de autor, 2021)