Digital Design and Verilog HDL Fundamentals /

Contenido: 1) Sistemas numéricos, representaciones numéricas y códigos; 2) Reducción al mínimo de las funciones de conmutación; 3) Lógica combinacional; 4) Diseño lógico combinacional utilizando Verilog HDL; 5) Aritmética computacional; 6) Diseño de aritmética computacional utilizando Verilog HDL; 7...

詳細記述

保存先:

書誌詳細
第一著者:	Cavanagh, Joseph J.F (autor)
フォーマット:	図書
言語:	英語
出版事項:	Boca Ratón, EUA : CRC Press, 2008, c2008
主題:	VERILOG (Lenguaje de Descripción del Soporte Físico) - > Tema Principal Circuitos Integrados Diseño Asistido por Computadora - > Tema Principal Diseño Lógico Electrónica Digital - > Tema Principal Ingeniería Electrónica
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

類似資料: Digital Design and Verilog HDL Fundamentals /

Quick Look
Advanced Digital Design with the Verilog HDL /
Quick Look
Advanced Digital Design with the Verilog HDL /
Quick Look
Fundamentals of Digital Logic with Verilog Design /
Quick Look
Fundamentals of Digital Logic with Verilog Design /
Quick Look
Fundamentals of Digital Logic with Verilog Design /
Quick Look
Digital VLSI Design and Simulation with Verilog /
Quick Look
Verilog HDL : A Guide to Digital Design and Synthesis /
Quick Look
Digital Systems Design and Practice : Using Verilog HDL and FPGAs /
Quick Look
Digital System Test and Testable Design Using HDL Models and Architectures /
Quick Look
Learning by Example Using Verilog : Advanced Digital Design Using a Nexys 2 FPGA Board /
Quick Look
Learning by Example Using Verilog : Basic Digital Design with a Basys FPGA Board /
Quick Look
Verilog for Example : A Concise Introduction for FPGA Design /
Quick Look
Logic Design and Verification Using SystemVerilog /
Quick Look
Verification Methodology Manual for SystemVerilog /
Quick Look
Rapid Prototyping of Digital Systems : SOPC Edition /
Quick Look
The Designer’s Guide to Verilog-AMS /
Quick Look
Writing Testbenches Using SystemVerilog /
Quick Look
Analog Behavioral Modeling with the Verilog-A Language /
Quick Look
Metodología de cobertura para la validación de circuitos integrados /
Quick Look
Arquitectura de observabilidad e interfaz de configuración serial para un filtro digital multi-tasa /
Quick Look
SystemVerilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications /
Quick Look
Graphical Framework for Automatic Generation of Custom UVM Testbenches in SystemVerilog Applied for the Validation of a SerDes DUT /
Quick Look
Diseño físico de un circuito de conversión de datos paralelo-serie-paralelo /
Quick Look
SystemVerilog for Hardware Description : RTL Design and Verification /