Design and Optimization of a Multi-Stage Receiver for a PCI Express Gen6.0 Link /
Guardat en:
| Autor principal: | |
|---|---|
| Format: | Thesis Llibre |
| Idioma: | anglès |
| Publicat: |
Guadalajara, México :
edición de autor,
2025
|
| Matèries: | |
| Accés en línia: | Ver documento en línea |
| Etiquetes: |
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
Ítems similars: Design and Optimization of a Multi-Stage Receiver for a PCI Express Gen6.0 Link /
- A Practical Guide with Zephyr RTOS /
- Pluggable Fan Controller /
- Windows 2000 TCP/IP Black Book /
- Dispositivo autónomo para comunicación por Ethernet /
- Computer Architecture : Digital Circuits to Microprocessors /
- Matlab Driver for Design Parameterization and Optimization of Microstrip Circuits in PowerSI /