Design for Testability in a SerDes System /
Shranjeno v:
| Glavni avtor: | |
|---|---|
| Format: | Tesis Knjiga |
| Jezik: | angleščina |
| Izdano: |
Guadalajara, México :
edición de autor,
2017
|
| Teme: | |
| Online dostop: | Ver documento en línea |
| Oznake: |
Brez oznak, prvi označite!
|
Podobne knjige/članki: Design for Testability in a SerDes System /
- Test Module Design for ITESO TV1 SerDes /
- Serializer Design for a SerDes Chip in 130nm CMOS Technology /
- Test Modules Design for a SerDes Chip in 130nm CMOS Technology /
- Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip /
- Diseño de módulo serializador de un sistema SerDes para protocolo de comunicación PCI Express /
- Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technology /