A Pipelined Multi-core MIPS Machine : Hardware Implementation and Correctness Proof /
Contenido: 1) Introducción; 2) Formatos numéricos y algebra booleana; 3) Hardware; 4) Nueve tonos de RAM; 5) Circuitos aritméticos; 6) Una máquina MIPS secuencial básica; 7) Canalización; 8) Caches y memoria compartida; 9) Un procesador multinúcleo.
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | Book |
| Language: | English |
| Published: |
Cham, Suiza :
Springer,
2014, c2014
|
| Series: | (Lecture Notes in Computer Science ;
9000) |
| Subjects: | |
| Online Access: | Ver documento en línea |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: A Pipelined Multi-core MIPS Machine :
- Digital Design and Computer Organization /
- Microcontroladores MCS-51 y MCS-251 /
- Sistemas electrónicos basados en microprocesadores y microcontroladores /
- The Intel Microprocessors : 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium, Pentium Pro Processor, Pentium II, Pentium III, Pentium 4, and Core2 with 64-Bit Extensions : Architecture, Programming, and Interfacing /
- Using Microprocesors and Microcomputers : The Motorola Family /
- 68HC12 [i.e. Sixty-Eight HC Twelve] Microcontoller : Theory and Applications /