Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip /

類似資料

• Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technology /
  著者:: Rivas Villegas, Rogelio
  出版事項: (2016)
• Test Modules Design for a SerDes Chip in 130nm CMOS Technology /
  著者:: Limones Mora, César Fernado
  出版事項: (2016)
• Test Module Design for ITESO TV1 SerDes /
  著者:: Godínez Maldonado, Ricardo
  出版事項: (2016)
• Serializer Design for a SerDes Chip in 130nm CMOS Technology /
  著者:: Arrambide Barrón, Efraín
  出版事項: (2016)
• Digital Serializer Design for a SerDes Chip in 130nm CMOS Technology /
  著者:: Aparicio Zuleta, Christian
  出版事項: (2017)