Designing 2D and 3D Network-on-Chip Architectures /

類似資料

• Designing Network on-Chip Architectures in the Nanoscale Era /
  著者:: Flich, José
  出版事項: (2011)
• Routing Algorithms in Networks-on-Chip /
  著者:: Palesi, Maurizio
  出版事項: (2014)
• Network-on-Chip Architectures : A Holistic Design Exploration /
  著者:: Nicopoulos, Chrysostomos
  出版事項: (2009)
• Low Power Networks-on-Chip /
  著者:: Silvano, Cristina
  出版事項: (2011)
• On-Chip Networks /
  著者:: Enright Jerger, Natalie D.
  出版事項: (2009)