CMOS : Circuit Design, Layout, and Simulation /
Guardado en:
| Hovedforfatter: | |
|---|---|
| Format: | Bog |
| Sprog: | engelsk |
| Udgivet: |
Nueva York, EUA :
IEEE : Wiley,
2019, c2019
|
| Udgivelse: | 4a edición |
| Serier: | (IEEE Press Series on Microelectronics Systems)
|
| Fag: | |
| Tags: |
Ingen Tags, Vær først til at tagge denne postø!
|
MARC
| LEADER | 00000nam^a2200000^a^4500 | ||
|---|---|---|---|
| 001 | 000450216 | ||
| 005 | 20250521000000.0 | ||
| 009 | 20260310123741.123 | ||
| 020 | |a 978-1-119-48151-5 | ||
| 037 | |a Acervo ITESO - Biblioteca | ||
| 041 | |a ING | ||
| 082 | |a 621. 39732 |b BAK | ||
| 100 | |a Baker, R. Jacob |e (autor) | ||
| 240 | 1 | 1 | |a [CMOS: Circuit Design, Layout, and Simulation] |
| 245 | 1 | 0 | |a CMOS : |b Circuit Design, Layout, and Simulation / |c R.J. Baker. |
| 250 | |a 4a edición | ||
| 264 | 4 | |a Nueva York, EUA : |b IEEE : |b Wiley, |c 2019, c2019 | |
| 300 | |a XXXV, 1234 p. | ||
| 336 | |a texto |b txt |2 rdacontenido | ||
| 337 | |a sin mediación |b n |2 rdamedio | ||
| 338 | |a volumen |b nc |2 rdasoporte | ||
| 440 | 1 | |a (IEEE Press Series on Microelectronics Systems) | |
| 521 | |a 2023 BO Licenciatura en Ingeniería Electrónica | ||
| 649 | |a XX | ||
| 650 | |a Transistores MOS - |x Diseño y Construcción | ||
| 650 | |a CMOS (Electrónica) - |x Tema Principal | ||
| 650 | |a Circuitos Integrados - |x Diseño y Construcción | ||
| 650 | |a Métodos de Simulación | ||
| 650 | |a Electrónica Digital | ||
| 650 | |a Ingeniería Electrónica | ||
| 910 | |a Fondo General | ||
| 920 | |a Impresos - Libros | ||
| 930 | |a Reserva Especial | ||
| 905 | |a 103 | ||
| 901 | |a 0500386865 |b IT1 |c REE |i C179744 |u 20250521 | ||
| 901 | |a 0500386868 |b IT1 |c REE |i C179743 |u 20250521 | ||
| 902 | |a https://opac.biblio.iteso.mx/vufind/Record/000450216 | ||