Cita APA (7a ed.)
Rivas Villegas, R. (2016). Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 nm CMOS Technology.
Cita estilo Chicago (17a ed.)
Rivas Villegas, Rogelio. Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 Nm CMOS Technology. 2016.
Cita MLA (9a ed.)
Rivas Villegas, Rogelio. Design, Implementation and Verification of a Deserializer Module for a SerDes Mixed Signal System on Chip in 130 Nm CMOS Technology. 2016.
Advarsel: Disse citationer er muligvist ikke 100% nøjagtige.