Languages for System Specification : Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specification from FDL'03 /

類似資料

• Graphical Framework for Automatic Generation of Custom UVM Testbenches in SystemVerilog Applied for the Validation of a SerDes DUT /
  著者:: Limones Mora, César Fernando
  出版事項: (2021)
• RTL Modeling with System Verilog for Simulation and Synthesis : Using System Verilog for ASIC and FPGA Design /
  著者:: Sutherland, Stuart
  出版事項: (2017, c2017)
• Logic Design and Verification Using SystemVerilog /
  著者:: Thomas, Donald E.
  出版事項: (2014, c2014)
• Rapid Prototyping of Digital Systems : SOPC Edition /
  著者:: Hamblen, James O.
  出版事項: (2008, c2008)
• Verilog HDL : A Guide to Digital Design and Synthesis /
  著者:: Palnitkar, Samir
  出版事項: (2003, c2003)