RTL Modeling with System Verilog for Simulation and Synthesis : Using System Verilog for ASIC and FPGA Design - Sutherland, Stuart (Sutherland HDL)