APA-viite (7. p.)
Readler, B. C. Verilog for Example: A Concise Introduction for FPGA Design. Full Arc Press.
Chicago-viite (17. p.)
Readler, Blaine C. Verilog for Example: A Concise Introduction for FPGA Design. EUA: Full Arc Press.
MLA-viite (9. p.)
Readler, Blaine C. Verilog for Example: A Concise Introduction for FPGA Design. Full Arc Press.
Varoitus: Nämä viitteet eivät aina ole täysin luotettavia.